Spanish version
Spanish version
|
Order Status Shopping Cart Checkout Latest Price Drops Contact Us |
|
Welcome visitor login/register Today is August 20, 2008 |
Free Shipping Worldwide by 
for orders bigger than 100 € |
Newsletter
Shopping cart
Acorp 694TA Mainboard (Socket 370)Product reference: ACORP-694TA-MAINBOARD-R7364 |
||||||||||||||||||||||||||||||||||||||||||
|
||||||||||||||||||||||||||||||||||||||||||
 Description:
|
||||||||||||||||||||||||||||||||||||||||||
|
Chipset
The VIA Apollo Pro133T chipset is based on an innovative and scaleable architecture with proven reliability and performance. It is a two-chip set consisting of the VT82C694T North Bridge Controller and the VT82C596B South Bridge Controller, as shown in the block diagram below. Additional key features include support four USB ports, AC'97 link for audio and modem, hardware monitoring, and power management. SD-RAM 100/133 MHz Synchronously DRAM :A memory technology that run synchronously to the system clock is capable of running at 100 or 133MHz ; it is more suitable to the high-speed memory and faster than conventional EDO memor. FSB 100/133 MHz Frontside bus: the bus within a microprocessor that connects the CPU with main memory. The so-called dual independent bus (DIB) architecture allows a processor to use both this and the backside bus (which connects the CPU and the Level 2 cache) simultaneously. 2 Channel AC’97 Sound High-Quality Audio Versatile I/O Capability Cost Saving Power Management Driver/Software Support UDMA 66/100 Ultra ATA/100 - expected to be the final generation of Parallel ATA interface before the industry completes its transition to Serial ATA - was announced in 2000. Also referred to as Ultra DMA mode 5, the new specification uses the same 40-pin, 80-conductor cable first introduced with the Ultra ATA-66 interface and increases higher burst data transfer rates to a maximum 100 MBps by reducing its signal voltage to 3.3V from 5V, and by reducing the associated timing requirements. Form Factor ATX The predominant motherboard form factor since the mid-1990s. It improves on the previous standard, the Baby AT form factor, by rotating the orientation of the board 90 degrees. This allows for a more efficient design, with disk drive cable connectors nearer to the drive bays and the CPU closer to the power supply and cooling fan. PCI x 5 In its original implementation PCI ran at 33MHz. This was raised to 66MHz by the later PCI 2.1 specification, effectively doubling the theoretical throughput to 266 MBps - 33 times faster than the ISA bus. It can be configured both as a 32-bit and a 64-bit bus, and both 32-bit and 64-bit cards can be used in either. 64-bit implementations running at 66MHz - still rare by mid-1999 - increase bandwidth to a theoretical 524 MBps. PCI is also much smarter than its ISA predecessor, allowing interrupt requests (IRQ's) to be shared. This is useful because well-featured, high-end systems can quickly run out of IRQs. Also, PCI bus mastering reduces latency and results in improved system speeds. AGP 4X Intel's release of version 2.0 of the AGP specification, combined with the AGP Pro extensions to this specification, mark an attempt to have AGP taken seriously in the 3D graphics workstation market. AGP 2.0 defines a new 4x-transfer mode that allows four data transfers per clock cycle on the 66MHz AGP interface. This delivers a maximum theoretical bandwidth between the AGP device and system memory of 1.0 GBps. The new 4x mode has a much higher potential throughput than 100MHz SDRAM (800 MBps), so the full benefit wasn't seen until the implementation of 133MHz SDRAM and Direct Rambus DRAM (DRDRAM ) in the second half of 1999. AGP 2.0 was supported by chipsets launched early in 1999 to provide support for Intel's Katmai processor. |
||||||||||||||||||||||||||||||||||||||||||
[ More Computer ]
